Rescheduling in high-level syntheses /

Rescheduling in high-level syntheses /

Saved in:
Bibliographic Details
Main Author: Lim, Daniel Kok Yong
Format: Thesis Book
Language:English
Published: 1997.
Subjects:
Integrated circuits > Very large scale integration > Design and construction > Data processing.
Computer-aided design.
Production scheduling > Data processing.
Tags: Add Tag
No Tags, Be the first to tag this record!
Description
Physical Description:ix, 83 leaves : ill. ; 30 cm.
Bibliography:Bibliography: leaves 81-83.

Similar Items