1.0V, 10-bit, 20-MS/s pipelined analog-to-digital converter design /
Saved in:
Main Author: | Leong, See Chuan |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2002.
|
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
by: Yusoff, Yuzman
Published: (2010) -
10 bits 60 msamples/sec digital to analog converter /
by: Lim, Teck Hwee
Published: (2001) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
by: Khoo , Boon Hee
Published: (2017) -
A 9b 12.5Ms/s pipelined CMOS analog to digital converter design /
by: Li, Feng
Published: (1997) -
Design of 8-Bit CMOS Digital to Analog Converter
by: Tan, Gim Heng
Published: (2001)