1.0V, 10-bit, 20-MS/s pipelined analog-to-digital converter design /
Saved in:
主要作者: | Leong, See Chuan |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
2002.
|
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
A 10-bit 50 mega-samples-per-second pipelined analog-to-digital converter
由: Yusoff, Yuzman
出版: (2010) -
10 bits 60 msamples/sec digital to analog converter /
由: Lim, Teck Hwee
出版: (2001) -
A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology
由: Khoo , Boon Hee
出版: (2017) -
A 9b 12.5Ms/s pipelined CMOS analog to digital converter design /
由: Li, Feng
出版: (1997) -
Design of 8-Bit CMOS Digital to Analog Converter
由: Tan, Gim Heng
出版: (2001)