Static current and voltage techniques for CMOS reliability characterization /
Saved in:
Main Author: | Jie, Bin Bin |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
1999.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
by: Karim, Nissar Mohammad
Published: (2015) -
Integration of self-aligned silicide (salicide) process for sub-0.25 [mu]m CMOS technology /
by: Ho, Chaw Sing
Published: (2002) -
Two-phase clocked adiabatic static CMOS logic : analysis, application and LSI implementation /
by: Nazrul Anuar Nayan
Published: (2011) -
Design of CMOS potentiostat for low-concentration heavy metal detection
by: Raeisinafchi, Mehran
Published: (2015) -
Enhanced stability of nickel silicide for advanced CMOS silicon technologies /
by: Lee, Pooi See
Published: (2001)