A study of stress in backend metallization in ULSI devices /
Saved in:
Main Author: | Goh, Chia Lan |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
2006.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
A study on integrated circuits I-V characteristics using fault localization system /
by: Quah, Larry Thiam Soon
Published: (1995) -
Development of design framework to overcome aging degradation of 16NM VLSI technology circuits /
by: Mahmoud, Mohamed Mounir
Published: (2013) -
Probing technique for energy distribution of positive charges in gate dielectrics and its application to lifetime prediction /
by: Sharifah Fatmadiana Wan Muhamad Hatta -
Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
by: Lim, Chong Wee
Published: (1998) -
Modelling the stresses in VLSI plastic packages /
by: Ng, Kiang Chong
Published: (1989)