High-speed shortest path co-processor design /
Saved in:
主要作者: | Suraya Abu Bakar |
---|---|
格式: | Thesis 圖書 |
語言: | English |
出版: |
2010.
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Query processing and optimization in multiprocessor environment /
由: Tan, Kian Lee
出版: (1991) -
An approach to modelling and simulating multithreaded schedulers for divide and conquer problems on multicore architecture /
由: Al-Obaidi, Alaa Mohammed Ali Wadi -
Crosstalk-aware error control coding techniques for reliable and energy efficient network on chip
由: Flayyih, Wameedh Nazar
出版: (2014) -
FPGA co-processor design for lane detection and estimation /
由: Shariman Omar
出版: (2011) -
Study on index register prefetching and prefetch scheduling /
由: Chan, Fletch Wai Wai
出版: (1997)