An FPGA based coprocessor design and implementation for Visual Simultaneous Localization and Mapping (VSLAM) /
Saved in:
| Main Author: | |
|---|---|
| Format: | Thesis Book |
| Language: | English |
| Published: |
2013.
|
| Subjects: | |
| Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
| LEADER | 01396cam a2200325 a 4500 | ||
|---|---|---|---|
| 001 | u876029 | ||
| 003 | SIRSI | ||
| 005 | 201303131658 | ||
| 008 | 130313s2013 my a t 000 0 eng m | ||
| 040 | |a UMM |d UMJ | ||
| 090 | |a TK7 |b UMP 2013 Mohyii | ||
| 097 | |a TK7 |b UMP 2013 Mohyii | ||
| 100 | 0 | |a Mohd. Yamani Idna Idris. | |
| 245 | 1 | 3 | |a An FPGA based coprocessor design and implementation for Visual Simultaneous Localization and Mapping (VSLAM) / |c Mohd Yamani Idna Idris. |
| 260 | |c 2013. | ||
| 300 | |a xiii, 146 leaves : |b ill. ; |c 30 cm. | ||
| 502 | |a Thesis (Ph.D) -- Jabatan Kejuruteraan Elektrik, Fakulti Kejuruteraan, Universiti Malaya, 2013. | ||
| 504 | |a Bibliography: leaves 129-140. | ||
| 650 | 0 | |a Robotics. | |
| 650 | 0 | |a Mappings (Mathematics) | |
| 650 | 0 | |a Field programmable gate arrays |x Design and construction. | |
| 650 | 0 | |a Computer algorithms. | |
| 650 | 0 | |a Geographical positions. | |
| 650 | 0 | |a Image processing. | |
| 710 | 2 | |a Universiti Malaya. |b Jabatan Kejuruteraan Elektrik. | |
| 900 | |a US-ZA | ||
| 596 | |a 1 7 | ||
| 999 | |a TK7 UMP 2013 MOHYII |w LC |c 1 |i A515559700 |d 22/10/2013 |f 22/10/2013 |g 1 |l STACKS |m P01UTAMA |r Y |s Y |t TESIS |u 18/10/2013 | ||
| 999 | |a TK7 UMP 2013 MOHYII |w LC |c 1 |i A515833675 |d 30/6/2014 |f 30/6/2014 |g 1 |l STACKS |m P07JURUTER |r N |s Y |t TESIS |u 2/6/2014 | ||
| 999 | |a TK7 UMP 2013 MOHYII |w LC |c 2 |i A515839846 |d 30/6/2014 |f 30/6/2014 |g 1 |l COUNTER |m P07JURUTER |r N |s Y |t CD |u 30/6/2014 | ||