A study on hot carrier effect (HCE) on LDD n-MOSFET /

A study on hot carrier effect (HCE) on LDD n-MOSFET /

Saved in:

Bibliographic Details
Main Author:	Haziezol Helmi Mohd Yusof
Format:	Thesis Book
Language:	English
Published:	2013.
Subjects:	Metal oxide semiconductors. Metal oxide semiconductor field-effect transistors. Hot carriers.
Tags:	Add Tag No Tags, Be the first to tag this record!

Similar Items

Hot-carrier effects in thin gate oxide MOSFET's /
by: See, Leng Kian
Published: (1998)

Hot-carrier studies in submicrometer SOI and conventional MOSFETs /
by: Yip, Anselm
Published: (1998)

A study of hot carrier degradation in LDMOS transistor /
by: Atikah Razi
Published: (2013)

Impact of fabrication process on hot carrier injection in VDMOS transistor /
by: Murti, Wijaya Bayu
Published: (2013)

Evaluation of hot-carrier degradation in submicrometre MOSFETs by gate capacitance and charge pumping current measurements /
by: Tan, Suat Eng
Published: (1997)

Hot-carrier degradation study in MOSFET's by charge pumping, gated-diode and floating gate techniques /
by: Goh, Yong Han
Published: (1997)

Characterization of hot-carrier degradation in submicrometer MOS transistors /
by: Ang, Diing Shenp
Published: (1997)

Hot-carrier characterization of submicrometer MOS transistors : subthreshold degradation and channel-width effect /
by: Qin, Wei Han
Published: (1998)

A study of hot-carrier degradation in nitrided and conventional oxides /
by: Goo, Kah Heong
Published: (1998)

The lateral profiling of interface state and oxide charge densities in electrically stressed MOSFET's /
by: Hoon, Siew Kuok
Published: (1998)

A study of hot-carrier effects using photon emission spectroscopy /
by: Tao, Jing Mei
Published: (1997)

Hot-carrier characterization of tungsten polycide gate and graded-junction MOS transistors /
by: Lou, Choon Leong
Published: (1997)

Lateral Diffused Metal Oxide Semiconductor (LDMOS) transistor Safe Operating Area (HCI-SOA) characterization under hot carrier injection /
by: Sharifah Shafini Syed Shahabuddin
Published: (2013)

A study on the impact of processing parameters on low-voltage power MOSFET /
by: Nur Aqilah Othman
Published: (2012)

The effect of doping concentration on the characteristics of n-channel MOSFET /
by: Teen, Soh Hong
Published: (2005)

Extraction of submicron mosfet parameters /
by: Seah, Kah Suan
Published: (1997)

New techniques for the characterization of hot-carrier degradation in MOS devices /
by: Leang, Sern Ee
Published: (1997)

A study on the effects of design parameters on PD SOI MOSFET /
by: Nurul Azimah Ahmad Arzaai
Published: (2013)

A study of long and short channel NMOSFET on threshold voltage /
by: Norseha Ariffin
Published: (2013)

Simulation of charge-trapping in nano-scale mosfets in the presence of random-dopants-induced variability /
by: Muhammad Faiz Bukhori
Published: (2011)

Development of empirical potential profile model for unusual energy separation of subbands in inidium-absorbed Si(111) inversion layer /
by: Nur Idayu binti Ayob
Published: (2015)

Optimization and characterization of 130 Nm CMOS transistor design using TCAD simulation /
by: Hani Noorashiqin Abd Majid
Published: (2007)

Electrical characterization of bulk traps and interface traps in the fully-depleted SOI MOSFET /
by: Lun, Zhao
Published: (2002)

Performance of advanced-process and multi-gated mosfets based on geometric and process design considerations /
by: Fazliyatul Azwa Md Rezali
Published: (2017)

Characterization of pmosfet degradation in negative bias temperature instability test /
by: Soon, Foo Yew
Published: (2012)

A study on the impact of processing parameters on silicon-on-insulator power MOSFET /
by: Noraziah Abd Wahab
Published: (2013)

Fault tolerance of L1 data cache memory induced by intrinsic parameters fluctuation in sub 10nm UTB-SOI MOSFETs
by: Ahmed, Rabah Abood
Published: (2013)

Degradation analysis based on design considerations of advanced-process MOSFET /
by: Ainul Fatin Muhammad Alimin
Published: (2018)

Junctionless transistors: parametric study with conventional doping in MOSFETS

Latent damage generation in silicon dioxide under high-field impulse and constant-bias stressing /
by: Lim, Peng Soon
Published: (2001)

Carrier lifetime characterization techniques in SOI and bulk silicon /
by: Cheng, Zhiyuan
Published: (1999)

Numerical simulations of innovative ground plane and double-gate configurations in thin-body and -buried oxide of SOI MOSFETS

Design and construction of charge pumping technique for MOS transistor characterization /
by: Lee, Hock Guan
Published: (2004)

Quarter-micron process simulation and LDD structure optimization /
by: Wang, Yu
Published: (1997)

Modelling and simulation of hot-carrier degradation in submicrometre MOS transistors /
by: Seah, Boon Pian
Published: (1995)

Simulation framework of NBTI degradation in nano-scale p-mosfets from the perspective of hydrogen and non-hydrogen transport formalism /
by: Hanim Hussin
Published: (2015)

CMOS compatible vertical surround gate mosfets with reduced parasitics /
by: Kunz, Veit Dominik
Published: (2003)

Two-dimensional analytical modelling of the short-channel mosfet /
by: Kendall, James D. 1959-
Published: (1987)

Negative bias temperature instability and permittivity dependent delay mitigation in High-K metal oxide compatible cmos dielectric /
by: Karim, Nissar Mohammad
Published: (2015)

Static current and voltage techniques for CMOS reliability characterization /
by: Jie, Bin Bin
Published: (1999)

Services hosted by the Perpustakaan Sultan Abdul Samad, Universiti Putra Malaysia with Cooperation MySyL Group