Design of Power Efficient 32-kilobit Memory Compiler for Variability Tolerance
The thesis presents a data-dependent write assist (DDWS) dynamic SRAM cell to reduce the power consumption and enhance the variability tolerance against process, voltage, temperature (PVT) and aging effect. The cell performs write operation using separate write signal WS instead of wordline WL to re...
Saved in:
主要作者: | Saadatzi, Mohammadsadegh |
---|---|
格式: | Thesis |
出版: |
2015
|
主題: | |
標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|
相似書籍
-
Design of 32-Bit Arithmetic Logic Unit Using Shannon Theorem Based Adder Approach
由: C., Senthilpari
出版: (2009) -
Design Allocation And Scheduling Hardware Compiler For Digital Data Processing In FPGA
由: Hiew, Fu San
出版: (2006) -
Performance Analysis Of Different Hash Functions Using Bloom Filter For Network Intrusion Detection Systems In 32-Bit And 64-Bit Computer Operation Mode.
由: Tan , Beng Ghee
出版: (2016) -
Reduced Galloping Column Algorithm For Memory Testing
由: Ngieng , Siew Ching
出版: (2015) -
Development Of An Automated Compilation Test System For Embedded System Testing
由: Ooi , Jun Hwan
出版: (2016)