A parallel built-in self-test design for photon counting array
Test module’s architectures and methodologies that would maximize test capability to filter out faulty chip after fabrication is highly demanded for chip cost reduction. A high-speed frequency Built-in Self-test (BIST) module is playing an increasingly large part in overall efficiency and quality of...
Saved in:
主要作者: | Png, Ricky Keh Jing |
---|---|
格式: | Thesis |
语言: | English |
出版: |
2022
|
主题: | |
在线阅读: | http://eprints.utm.my/id/eprint/99566/1/PngKehJingMSKE2022.pdf |
标签: |
添加标签
没有标签, 成为第一个标记此记录!
|
相似书籍
-
The design of 16X1 array photon counting circuit with brent-kung adder optimization
由: Mohammed Ndottiwa, Abubakar
出版: (2020) -
Design and characterization of 8×1 photon counting array in 0.13 μm CMOS technology at 1 GHz
由: Tan, Yi Quan
出版: (2020) -
Verilog design of input/output processor with built-in-self-test
由: Goh, Keng Hoo
出版: (2007) -
Modified pattern generator of built-in self test for sequential circuits with reduced test time
由: Muhamad Amin, Muhamad Ridzuan Radin
出版: (2011) -
The design and simulation of 8×1 passively quenched single photon avalanche diode (SPAD) array
由: Mohamed Eusoff, Azman
出版: (2013)