Process integration issues of self-aligned titanium silicide technology (Ti-Salicide) in deep sub-micron CMOS devices fabrication /
Saved in:
Main Author: | Lim, Chong Wee |
---|---|
Format: | Thesis Book |
Language: | English |
Published: |
1998.
|
Subjects: | |
Tags: |
Add Tag
No Tags, Be the first to tag this record!
|
Similar Items
-
Integration of self-aligned silicide (salicide) process for sub-0.25 [mu]m CMOS technology /
by: Ho, Chaw Sing
Published: (2002) -
Device Characterization of 0.8-µm CMOS Technology
by: Kooh, Roy Jinn Chye
Published: (2000) -
A study of stress in backend metallization in ULSI devices /
by: Goh, Chia Lan
Published: (2006) -
A study on integrated circuits I-V characteristics using fault localization system /
by: Quah, Larry Thiam Soon
Published: (1995) -
Defectivity improvement in advanced processes and its investigation to negative bias temperature instabilities in High-K/Metal-Gate Deep-Submicron CMOS /
by: Yasmin Abdul Wahab
Published: (2015)